

BEST AVAILABLE COPY

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
10 January 2002 (10.01.2002)


PCT

(10) International Publication Number
WO 02/03140 A1

- (51) International Patent Classification⁷: G03F 1/00, 1/14
- (21) International Application Number: PCT/US00/42284
- (22) International Filing Date:
28 November 2000 (28.11.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/215,938 5 July 2000 (05.07.2000) US
09/669,359 26 September 2000 (26.09.2000) US
- (63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:
US 09/669,359 (CON)
Filed on 26 September 2000 (26.09.2000)
- (71) Applicant (for all designated States except US): NUMERICAL TECHNOLOGIES, INC. [US/US]; 70 West Plumeria Drive, San Jose, CA 95134-2134 (US).
- (72) Inventor; and
(75) Inventor/Applicant (for US only): PIERRAT, Christophe [FR/US]; 420 Riverside Court, Apt. 307, Santa Clara, CA 95054 (US).
- (74) Agent: HAYNES, Mark, A.; Haynes & Beffel LLP, P.O. Box 366, Half Moon Bay, CA 94019 (US).
- (81) Designated States (national): AE, AG, AI, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: PHASE SHIFT MASKING FOR COMPLEX PATTERNS



(57) Abstract: Techniques are provided for extending the use of phase shift techniques to implementation of masks used for complex layouts in the layers of integrated circuits, beyond selected critical dimension features such as transistors gates to which such structures have been limited in the past. The method includes identifying features for which phase shifting can be applied, automatically mapping the phase shifting regions for implementation of such features, resolving phase conflicts which might occur according to a given design rule, and application of sub-resolution assist features within phase shift regions and optical proximity correction features to phase shift regions. Both opaque field phase shift masks and complementary binary masks defining interconnect structures and other types of structures that are not defined using phase shifting, necessary for completion of the layout of the layer are produced.



WO 02/03140 A1



Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PHASE SHIFT MASKING FOR COMPLEX PATTERNS

BACKGROUND OF THE INVENTION

5 Field of the Invention

The present invention relates to manufacturing small dimension features of objects, such as integrated circuits, using photolithographic masks. More particularly, the present invention relates to the application of phase shift masking to complex layouts for integrated circuits and similar objects.

10

Description of Related Art

Phase shift masking, as described in United States Patent No. 5,858,580, has been applied to create small dimension features in integrated circuits. Typically the features have been limited to selected elements of the design, which have a small, critical dimension.

15 Although manufacturing of small dimension features in integrated circuits has resulted in improved speed and performance, it is desirable to apply phase shift masking more extensively in the manufacturing of such devices. However, the extension of phase shift masking to more complex designs results in a large increase in the complexity of the mask layout problem. For example, when laying out phase shift areas on dense designs, phase conflicts will occur. One
20 type of phase conflict is a location in the layout at which two phase shift regions having the same phase are laid out in proximity to a feature to be exposed by the masks, such as by overlapping of the phase shift regions intended for implementation of adjacent lines in the exposure pattern. If the phase shift regions have the same phase, then they do not result in the optical interference necessary to create the desired effect. Thus, it is necessary to prevent
25 inadvertent layout of phase shift regions in phase conflict.

Another problem with laying out complex designs which rely on small dimension features, arises because of isolated exposed spaces which may have narrow dimension between unexposed regions or lines.

Because of these and other complexities, implementation of a phase shift masking
30 technology for complex designs will require improvements in the approach to the design of phase shift masks, and new phase shift layout techniques.

SUMMARY OF THE INVENTION

The present invention provides techniques for extending the use of phase shift techniques to implementation of masks for complex layouts in the layers of integrated circuits, beyond selected critical dimension features such as transistor gates to which such structures have been limited in the past. The invention provides a method that includes identifying features for which phase shifting can be applied, automatically mapping the phase shifting regions for implementation of such features, resolving phase conflicts which might occur according to a given design rule, and applying sub-resolution assist features within phase shift regions. The present invention is particularly suited to opaque field phase shift masks which are designed for use in combination with binary masks defining interconnect structures and other types of structures that are not defined using phase shifting, necessary for completion of the layout of the layer.

Various aspects of the invention include computer implemented methods for definition of mask layouts for corresponding complex layouts in the layers of integrated circuits to be made using such masks, methods for manufacturing masks having such mask layouts, methods for manufacturing integrated circuits having improved small dimension features implemented using the novel masks, and improved integrated circuits having the improved small dimension features.

The invention includes a method for producing photolithographic masks, and layout files for such photolithographic masks, which comprises identifying features in a pattern to be exposed having a dimension less than a particular feature size, and laying out phase shift regions using a layout rule for the identified features to produce a phase shift mask having phase shift areas. The particular feature size according to the invention need not be the critical dimension for the smallest features to be implemented. Rather, in the layout of an entire complex pattern, any feature which is suitable for implementation using phase shifting can be identified according to the present invention.

In one embodiment, the process of identifying features suitable for implementation using phase shifting includes reading a layout file which identifies features of the complex pattern to be exposed.

In one preferred embodiment, the phase shift mask includes an opaque field, and the phase shift regions include a plurality of transparent regions having a first phase within the opaque field, and a plurality of complementary transparent regions having a second phase

degrees out of phase with respect to the first phase, within the opaque field. The opaque field leaves unexposed lines formed by the phase shift regions unconnected to other structures. A complementary mask is laid out for use in conjunction with the opaque field phase shift mask to form interconnect structures in the region blocked by the opaque field, so the features formed using the phase shift mask are integrated with larger dimension features. In one embodiment, the complementary mask is a binary mask, without phase shifting features.

As a result of the layout rule, regions in the phase shift mask may result in phase conflicts. Thus, the invention also includes applying an adjustment to one or more of the phase shift regions in the phase shift mask to correct for phase conflicts. The adjustment in one preferred embodiment comprises dividing a phase shift region having a first phase into a first phase shift region having the first phase in a second phase shift region having the second phase. An opaque feature is added to the phase shift mask between the first and second phase shift regions. The complementary mask includes a corresponding opaque feature preventing exposure of the features to be exposed using the first and second phase shift regions in the phase shift mask, and includes a cut-out over the opaque feature separating the first and second phase shift regions to expose any feature resulting from the phase difference between the first and second phase shift regions. In one embodiment, the unique structure which results from the adjustment is laid out in the first instance to prevent phase conflicts in the layout, and so may not be considered an "adjustment" to correct a phase conflict in the layout.

For example, phase conflicts can arise in the implementation of a pattern consisting of an intersection of an odd number of line segments. The odd number of line segments defines a plurality of corners at the intersection. In this case, phase shift regions are laid out adjacent the line segments on either side of the corner so they have the same phase, and preferably continuing around the corner in all of the plurality of corners, except one. In one excepted corner, a first phase shift region having the first phase is laid out adjacent the line segment on one side of the corner, and a second phase shift region having the second phase is laid out adjacent the line segment on the other side of the corner. An opaque feature is added between the first and second phase shift regions in the one corner. The complementary mask includes a corresponding opaque feature preventing exposure of the intersecting line segments left unexposed by the phase shift mask, and includes a cut-out over the opaque feature separating the first and second phase shift regions to expose any feature resulting from the phase difference in the one excepted corner between the first and second phase shift regions.

The selection of the one excepted corner having the cut-out feature in the structure that defines the intersection of an odd number of line segments is implemented in various embodiments according to design rules. In one design rule, the one excepted corner is the corner defining the largest angle less than 180 degrees. In another design rule, the one excepted corner
5 is the corner which is the greatest distance away from an active region on the integrated circuit.

In one embodiment, the pattern to be implemented includes exposed regions and unexposed regions. Exposed regions between unexposed regions (i.e., spaces between lines or other structures) having less than a particular feature size are identified for assist features. The particular feature size used for identification of exposed regions between unexposed regions may
10 or may not be the same as the feature size used for selection of unexposed regions (i.e., lines) to be implemented using phase shift masking. According to this aspect of the invention, the process includes laying out phase shift regions in the phase shift mask to assist definition of edges of the unexposed regions between exposed regions.

According to another aspect of the invention, the process includes adding sub-resolution assist features inside a particular phase shift region in the phase shift mask. The sub-resolution
15 features comprise in various embodiments features inside and not contacting the perimeter of the particular phase shift region. In other embodiments, the sub-resolution features result in division of a phase shift region having a first phase into first and second phase shift regions having the same phase. An opaque feature between the first and second phase shift regions acts as a sub-
20 resolution feature to improve the shape of the resulting exposed and unexposed regions.

The sub-resolution features do not "print" in the image being exposed, but affect the intensity profile at the wafer level, such as by improving contrast of the image and thereby improving process latitude, and changing the size of the printed image caused by the phase shift region in which the sub-resolution feature is laid out, such as for optical proximity correction
25 OPC.

According to another aspect of the invention, the layout of phase shifting regions in an opaque field includes a step of simulating an intensity profile or other indication of the exposure pattern to be generated, and locating regions in the exposure pattern which are anomalous, such as by having higher intensity. Sub-resolution features are then added to the layout covering the
30 anomalous regions in the exposure pattern.

The use of sub-resolution features within phase shift regions is applied uniquely for the formation of an array of closely spaced shapes, such as an array of capacitor plates used in dynamic random access memory designs.

An overall process for producing a layout file, or a photolithographic mask is provided that includes identifying features to be implemented using phase shifting, laying out phase shifting regions so as to prevent or minimize phase conflicts, applying sub-resolution assist features to the phase shift regions, and producing a layout file. Next, a complementary mask is laid out to complete definition of the exposure pattern so that features that are not implemented using the phase shift mask are interconnected with the features implemented by the phase shift mask.

A method for producing integrated circuits having improved small dimension structures includes applying a photo-sensitive material to a wafer, exposing the photo-sensitive material using the phase shift mask implemented as described above, exposing the photo-sensitive material using the complementary mask implemented as described above, and developing the photo-sensitive material. A next process step in the method for producing integrated circuits involves the removal of material underlying the photo-sensitive material according to the resulting pattern, or addition of material over the wafer according to the pattern resulting from the use of the phase shift and complementary masks. The resulting integrated circuit has improved, and more uniform line widths, and improved and more uniform spaces between structures on the device. In some embodiments, the resulting integrated circuit has intersecting lines defined with phase shift masks.

The invention results, therefore, in methods for producing mask layout files and photolithographic masks based on such layout files suitable for the implementation of complex designs extensively using phase shifting structures to define small dimension features. New manufacturing techniques and improved integrated circuits are therefore provided.

Other aspects and advantages of the present invention can be understood with review of the figures, the detailed description and the claims which follow.

BRIEF DESCRIPTION OF THE FIGURES

Fig. 1 illustrates a binary mask and Fig. 2 illustrates a phase shift mask according to a prior art phase shift masking technique.

Fig. 3 is a plot of the intensity profile of an exposure made using the masks of Figs. 1 and 2 according to the prior art.

Fig. 4 illustrates a binary mask, and Fig. 5 illustrates a phase shift mask according to the present invention for implementing the same shape as implemented with Figs. 1 and 2.

5 Fig. 6 is a plot of the intensity profile of an exposure made using the masks of Figs. 4 and 5 according to the present invention.

Fig. 7 is a binary mask, and Fig. 8 is a phase shift mask for implementation of a feature comprising three intersecting line segments according to the present invention.

10 Fig. 9 is a plot of the intensity profile of an exposure made using the masks of Figs. 7 and 8.

Fig. 10 is a binary mask, and Fig. 11 is a phase shift mask for implementation of a feature comprising five intersecting line segments according to the present invention.

Fig. 12 illustrates a phase shift mask for implementation of a double "T" structure.

15 Fig. 13 illustrates an alternative phase shift mask for implementation of a double "T" structure according to the present invention.

Fig. 14 illustrates one example of the layout of a phase shift mask according to the present invention for a complex pattern.

Figs. 15A and 15B illustrate the layout, a simulation, and contour plots of a prior art phase shift mask for implementation of a dense array of capacitor plates on integrated circuit.

20 Figs. 16A and 16B illustrate the layout, a simulation, and contour plots of the phase shift mask for implementation of a dense array of capacitor plates on an integrated circuit according to the present invention.

Fig. 17A illustrates a phase shift mask having sub-resolution assist features, for implementation of a exposure pattern as shown in Fig. 17B.

25 Fig. 17B shows an exposure pattern which results from the phase shift mask of Fig. 17A, and an exposure pattern which would result from the phase shift mask of Fig. 17A without the assist features.

Fig. 18 is a flow chart of a process for producing layout files, and phase shift mask and manufacturing integrated circuits according to the present invention.

30

DETAILED DESCRIPTION

A detailed description of the present invention is provided with respect Figs. 1-19. Figs. 1-3 illustrate problems associated with the layout and manufacturing of small dimension features according to the prior art. Figs. 4-6 illustrate an approach to improving the layout and manufacturing of the small dimension features shown in Figs. 1-3 according to the present invention. Figs. 7-19 illustrate additional features and techniques.

Fig. 1 shows a binary mask for use in combination with an opaque field phase shift mask as shown in Fig. 2. The binary mask of Fig. 1 includes an opaque feature within a clear field 10. The opaque feature includes a blocking region 11 which corresponds to the features, i.e. transistor gates in an active region of a device, formed using the phase shift structures of Fig. 2. Narrow lines 12, 13 and 14 extend from the blocking region 11 to respective flag shaped elements 15, 16, 17. The narrow lines 12, 13, 14 in this example each extend through the blocking region 11, resulting in respective extension portions 18, 19, 20. The phase shift mask of Fig. 2 is formed within an opaque field 25, inside which zero degree phase shift regions 26, 27 and 180 degree phase shift regions 28, 29 are formed. The phase shift regions result in the printing of fine lines on the transitions between zero degree region 26 and 180 degree region 28, between 180 degree region 28 and zero degree region 27, and between zero degree region 27 and 180 degree region 29. These fine lines are coupled with the lines 12, 13, 14 in the binary mask of Fig. 1 for interconnection, while the blocking region 11 prevents exposure of the fine lines during the exposure using the binary mask.

Fig. 3 shows the resulting fine lines 30, 31, 32 in the active region of the layout. The long narrow lines 12, 13, 14 interconnect the fine lines 30, 31, 32 with the flag shaped features 15, 16, 17. In the Fig., the regions 35 and 36 do not print, but are higher intensity regions which show dark as artifacts of black and white printing of the color image generated using a simulation program.

Issues associated with this technique include the poor quality of the image of isolated lines, such as long line 12, and of the narrow spaces, such as between the flag shaped features 16 and 17. Classical optical proximity correction techniques can be applied to improve dimensional control of these images, however such processes according to the prior art do not improve process latitude, making the structures difficult to manufacture.

Figs. 4 and 5 show the binary mask and phase shift mask implemented according to the present invention, extending phase shifting techniques to the more complex circuit pattern

beyond the transistor gates in the active region. The binary mask of Fig. 4 is formed in a clear field 40. It includes blocking features 41 and 42. The pattern elements which are common with Fig. 1 have like numbers, so the extensions 18, 19, 20 and the flag shaped features 15, 16, 17 have the same reference numbers. A corresponding phase shift mask shown in Fig. 5 includes an opaque field 50. The phase shifting regions have been extended along the entire lengths of the lines excluding the extensions 18, 19, 20 in this example. In addition, phase shifting in the region 49 is used to assist the definition of the edges of the flag shaped regions 16 and 17 in the narrow space between them. Thus, zero degree phase shift regions 45 and 47 are formed, and 180 degree phase shift regions 46 and 48 are formed. The phase shift regions 45, 46 and 47 extend to the lower edges 51, 52 of the flag shaped regions 16, 17.

A simulation of image resulting from application of the masks of Figs. 4 and 5, is shown in Fig. 6, in which the regions 54, 55, 56 and 57 are nonprinting artifacts as mentioned above of the black and white printing of the color simulation image. The long lines corresponding to the lines 12, 13, 14 of Fig. 1 are printed entirely using phase shifting, so that quality, narrow dimension features 51, 52 and 53 result. The phase shifting assist feature between and on the edges of the flag shaped patterns 16, 17 results in better definition of the edges 58, 59 between the regions 16, 17. Thus, Figs. 4-6 illustrate the application of phase shifting techniques to complex circuit pattern beyond the active regions of the device.

Figs. 7, 8 and 9 illustrate a technique used for layout of complex structures comprising an odd number of intersecting line segments using phase shift masking. Fig. 7 shows a binary mask in a clear field 60 comprising an opaque feature 61 corresponding to a first of intersecting line segments, an opaque feature 62 corresponding to a second of the intersecting line segments, and an opaque feature 63 corresponding to a third of the intersecting line segments. A corner cut-out region 64 is formed according to present technique is described further below. Fig. 8 shows a phase shift mask in an opaque field 70 for formation of the intersecting line segments, and for use in combination with the complementary mask of Fig. 7. The phase shift mask includes 180 degree phase shift region 71, 180 degree phase shift region 72, zero degree phase shift region 73, and zero degree phase shift region 74. As can be seen, the 180 degree phase shift region 71 extends adjacent the line segments corresponding to the regions 61 and 62 and around the corner between regions 61 and 62. Also, the zero degree phase shift region 74 extends adjacent to line segments and 62 and 63 and through the "corner" formed by the 180 degree angle in the intersection two line segments. The phase shift regions 72 and 73 extend

along the line segment 63 adjacent one side of the corner and along the other side 61 of the corner, respectively and have opposite phases. An opaque feature is laid out in the corner between the two phase shift regions 72 and 73. The cut-out feature 64 in the binary mask of Fig. 7 tends to expose the artifact which would be created by the phase transition in the corner between phase shift regions 72 and 73.

Fig. 9 shows the simulation of the image printed using the phase shift mask of Fig. 8, with a binary mask of Fig. 7. The features 81, 82, 83 and 84 are nonprinting artifacts of the simulation program. The "T" shaped feature 85 results from the phase shift masking technique with corner cutting. As can be seen, the narrow lines are formed with relatively uniform thickness and straight sides. In the corner 86 which corresponds to the cut-out feature 64 of Fig. 7, the feature 85 is slightly less sharp than in the other corners. The shape of the printed corner could be improved by applying some correction to the cut-out 64 and the shifters 72 and 73.

Figs. 10 and 11 illustrates the "corner cutting" technique as applied to a structure comprising five intersecting line segments. Thus, Fig. 10 shows a binary mask 100 including an opaque feature having blocking structure 101 corresponding to a first line segment, blocking structure 102 corresponding to a second line segment, blocking structure 103 corresponding to a third line segment, blocking structure 104 corresponding to the fourth line segment, and blocking structure 105 corresponding to the fifth line segment. A corner cut-out feature 106 is formed between the line segments 101 and 105.

Fig. 11 shows the phase shift mask for use in combination with the binary mask of Fig. 10. The phase shift mask of Fig. 11 is formed in an opaque field 110. 180 degree phase shift regions 111, 112 and 113 are laid out in an alternating fashion as shown Fig. 11. Zero degree phase shift regions 114, 115 and 116 are laid out in a complementary fashion to define the five intersecting line segments. An opaque feature is formed between the phase shift regions 114 and 113. The artifact which would be created by the phase transition between the phase shift regions 113 and 114 is exposed by the cut-out 106 in the binary mask of Fig. 10. In addition, the shape of the opaque feature in the phase shift mask between the phase shift regions 113 the shape of the art-out 106 can also be optimized and 114 can be modified using optical proximity correction techniques to improve that resulting image. The shape of the cut-out 106 can also be optimized.

A structure and a process for controlling phase mismatches on inside corners of complex structures is provided. Inside corner cut-outs are formed on the binary masks to block artifacts

of phase transition in the corner, and phase shift regions are adjusted by dividing them into first and second phase shift regions of opposite phase, and reshaping them on inside corners to accommodate and optimize the effects of the inside corner extensions. The corners at which the extensions are applied can be simply decided by applying them to all inside corners, when shapes of the corners are not critical. Alternatively, the corner extensions can be applied only in one corner of a structure having an odd number of intersecting segments. The corner is picked, for example, by selecting an inside corner having the greatest distance from an active area on the device, or an inside corner having a largest angle less than 180 degrees.

The selection of corners for the phase mismatch extensions may affect the assignment of zero and 180 degree phase shift regions. Thus it may be desirable to select the corners for inside corner extensions prior to "coloring" the layout with phase assignments. A first approach to avoiding the corner conflicts is simply to select the phase shift areas in a manner that does not cause a conflict. Of course this is not always possible. Next, the conflicts can be left in regions on the chip where the design rules will tolerate the artifacts caused by the phase mismatch. In one example process, the corner extensions are applied on all inside corners, then the layout is colored to assigned phases, and then corners are rebuilt with optimized shapes. Alternatively, simplified phase assignment can be utilized when all corners are provided with phase mismatch extensions.

Figs. 12 and 13 illustrate problems encountered in the layout of a so-called double "T" structure. In Fig. 12, a phase shift mask in an opaque field 120 is shown for forming a double "T" structure having vertical line segments 121 and 122 intersecting with horizontal line segment 123. Vertical line segments 121 and 122 are close together, so a single phase shift region 123 is formed between them. In this case, phase shift region 123 is a zero degree phase shift region. Phase shift region 124 beneath the line segment 123 is also a zero degrees phase shift region creating a phase conflict in the region 129 between the vertical line segments 121 and 122. 180 degree phase shift regions 125, 126, 127 and 128 are formed along the line segments in the corners as shown. The shapes of regions 125, 126, 127, 128 have not been optimized in the corner in this example. The phase shift regions do not extend to all the way to the intersection of the line segments in this example. The phase mismatch in the region 129 can result in an aberration image such that the quality of the line segments in that region is reduced. The assumption is that the distance between 121 and 122 is small enough that the printing of the region 129 will not be critical.

Fig. 13 illustrates a double "T" structure with vertical line segments 131 and 132 formed in an opaque field 130. In this case, separate phase shift regions 133 and 134 are formed between the vertical line segments 121 and 122. A 180 degree phase shift region 135 is formed between them along the horizontal line segment 136. This resolves the phase mismatch which would have occurred with the zero degrees a shift region 137 according to the structure of Fig. 12, and allows for higher quality printing of the images. In this case, the corner cutting technique utilizes simple square shape opaque features in the corners, rather than the diagonal shape shown in Figs. 8 and 11. The square shape of Figs. 12 and 13 may be simpler to implement using a layout program in a processor with more limited power.

Fig. 14 provides a close-up of a portion of the layout of a phase shift mask in an opaque field for a layer of an integrated circuit structure. As can be seen, a comb shaped structure 141 is formed with zero degree phase shift regions (hatched, e.g. region 142) generally on the upper and left and 180 degree regions (clear, e.g. region 143) generally on the lower and right. All inside corners are blocked with square opaque features (e.g. feature 144) in this example to minimize phase conflicts.

The generation of phase shift masks for a complex structure is a nontrivial processing problem. Automatic assignment of phase shift regions, and addition of optical proximity correction features and corner features for preventing phase shift mismatches as described above are provided in this example to facilitate processing. Three stages in the generation of phase shift mask layouts according to the process which is implemented using a design rule checking programming language (e.g. Vampire (TM) Design Rule Checker provided by Cadence Design Systems, Inc.) as follows:

Definition of the input layers:

L13 = layer(13 type(0))

L13 is the original poly layer

L12 = layer(11 type(0))

L12 is the original poly layer shifted in the x and y direction by 0.02 micron

Generation of the output layers:

```

    L2 = geomSize(L13 -0.01 edges)
        size L13 by -0.01 only edges (inner corners are not moved)
5    L2_1 = geomAndNot(L13 L2)
    L2_2 = geomSize(L2_1 0.01)
    L3 = geomAndNot(L2_2 L13)
        marker: 0.01 by 0.01 square in inner corners of L13

10    L4 = geomSize(L13 0.01)
    L5 = geomSize(L13 0.01 edges)
        size L13 by 0.01 only edges (outer corners are not moved)
    L5_1 = geomAndNot(L4 L5)
    L6 = geomAndNot(L5_1 L13)
15    marker: 0.01 by 0.01 square at the tips of outer corners

    L6_1 = geomSize(L6 0.14)
    L6_2 = geomSize(L13 0.15 edges)
    L6_3 = geomAndNot(L6_1 L6_2)
20    L6_4 = geomSize(L6_3 0.14)
    L6_5 = geomSize(L6_4 -0.14)
        merges any 0.28 and below gaps
    L6_6 = geomSize(L6_5 -0.02)
    L6_7 = geomSize(L6_6 0.02)
25    removes any 0.04 and below geometries
    L7 = geomAndNot(L6_7 L13)
        L7 = layer to be removed from phase layer to cut the outer corners

    L3_1 = geomSize(L3 0.15)
30    L8 = geomAndNot(L3_1 L13)
        L8 = layer to be removed from phase layer to cut the inner corners

```

```

    L8_1 = geomOr(L7 L8)
        add together the layers to be removed from the phase layer
    L8_2 = geomSize(L13 -0.1)
    L8_3 = geomSize(L8_2 0.1)
5        removes any 0.2 micron and below geometries
    L8_4 = geomAndNot(L13 L8_3)
        L13 without geometries larger than 0.2 micron
    L9 = geomSize(L8_4 0.15)
    L9_1 = geomAndNot(L9 L8_1)
10    L9_2 = geomAndNot(L9_1 L13)
    L9_3 = geomSize(L9_2 -0.03)
    L10 = geomSize(L9_3 0.03)
        -0.03 / 0.03 to remove any geometry below 0.06 micron
        L10 = phase shifter layer (no coloring performed)
15
    L11 = geomOverlap(L10 L12)
        0 degree phase-shift layer

    L14 = geomAndNot(L10 L11)
20        180 degree phase-shift layer

```

A design rule checker can be utilized to identify all exposed features (i.e. lines) and unexposed features (i.e. spaces between lines) of an input layout that have a size less than a minimum feature dimension. Features subject of the minimum feature dimension may constitute

structures or spaces between structures. Different minimum feature dimensions are applied to lines and to spaces in one embodiment. Thus, minimum feature structures can be identified by subtracting slightly more than $\frac{1}{2}$ of a minimum feature dimension for lines from the original size of an input structure. This results in eliminating all structures which have a dimension less than the minimum dimension. The remaining structures can then be reconstituted by adding slightly

more than $\frac{1}{2}$ of the minimum dimension back. Minimum dimension structures can then be identified by taking the original input structure and subtracting all structures which result from the reconstitution step. This process can be characterized as performing a size down operation to

eliminate small dimension features followed by a size up operation on remaining edges to produce a calculated layout. The small dimension features are then identified performing an "AND NOT" operation between the original layout AND NOT and the calculated layout.

Narrow spaces can be identified by an opposite process. In particular, slightly more than 5 $\frac{1}{2}$ of the minimum feature dimension for spaces is added to the original size of the structure. This added length or width causes structures that are close together to overlap and merge. Next, the remaining structures are reconstituted by subtracting slightly more than $\frac{1}{2}$ of the minimum feature dimension from the sides of structures remaining. Narrow regions are identified by taking the reconstituted remaining structures and subtracting all original structures. Thus, a process can be characterized as performing a size up operation to eliminate small dimension 10 spaces, followed by a size down operation on the remaining edges to produce a calculated layout. The small dimension spaces are then identified by performing an "AND NOT" operation between the calculated layout and the original layout.

The next step in the procedure for automatic generation of phase shift mask layouts 15 involves identifying all corners in the structure. Inside corners and outside corners are identified. Outside corners are blocked to define ends of phase shift regions. Inside corners may result in a phase mismatches discussed above. Inside corners are blocked, and thus provided with an extension of the opaque region, such as a square extension, and a shortening of the phase shift regions so that they do not extend all the way to the inside corner. This square extension is applied in all inside corners, whether a phase mismatch is found or not. Alternatively, the 20 extension is applied only where phase mismatches occur.

Phase shift regions are formed in a simple case, by copying the input structures in the minimum dimension features, and shifting up and to the left for 180 degree (or zero degree) shifters, and down and to the right for zero degree (or 180 degree) shifters. The blocking regions 25 formed for the outside corners cut the shifted regions at the ends of the input structures, and the blocking structures formed on the inside corners cut the shifted regions at the inside corners of the structure to provide well formed phase shift mask definitions. The phase "coloring" can be applied to the resulting phase shift regions in other ways, including manually, so that the zero and 180 degree regions are properly laid out.

30 The limitation of this simple technique is that the shifts in the X and Y directions need to be carefully chosen if there is any polygon at an angle different from 0 to 90°.

All inside corners are blocked in the example shown in Fig. 14. However, in a preferred system, inside corners for which no phase conflict is encountered would be filled with a phase shift region.

In another embodiment, the inside corner extensions which block phase mismatches, are not applied on inside corners adjacent active regions of devices that are near the corners, if a choice is possible. For structures having an odd number of segments intersecting, the location of the phase mismatch, and application of the corner extension, can be chosen at the angle farthest from the active regions in the device, or at the largest angle.

Once the inside corner extensions are identified, the extensions can be optimally shaped to improve the resulting exposure pattern, such as by changing the squares to diagonally shaped regions shown in Figs. 8 and 11. Other principles of optical proximity correction can be applied to enhance the shapes of the inside corner extensions. Likewise, the phase shift regions can be shaped adjacent the inside corners to enhance performance. In one example system transitions may be enhanced between the phase shift regions by placing a 90 degree phase shift region between conflicting zero and 180 degree phase shift regions.

Figs. 15A and 15B illustrate a prior art technique for laying out an array of dense shapes, such as a capacitor plate array in the layout of a dynamic random access memory device. A phase shift mask as shown in Fig. 15A is used to form the array. The phase shift mask includes a column 200 of alternating phase transparent areas within an opaque field 201. Likewise adjacent columns alternate in phase in a complementary manner as shown. This results in the printing of lines on transitions between the alternating phase shift areas and exposing regions inside the phase shift regions. Fig. 15B illustrates the simulation of the exposure pattern. As can be seen, a dense array of oval patterns is caused by the layout of Fig. 15A. For a denser array, it is desirable to make the exposed patterns more rectangular in shape.

Fig. 16A illustrates an adjustment to the phase shift layout according to the present invention to make the exposed patterns more rectangular. According to this technique, the phase shift regions have been adjusted so that they consist of a first phase shift area 215 and a second phase shift area 216 having the same phase with an opaque sub-resolution feature 217 in between. Likewise, all of the phase shift regions have been split into two phase shift regions as shown with sub-resolution features in between. Note that the assist feature which divides the phase shift region is not necessarily smaller than the phase shift region. Lines are printed at the phase transitions, and the sub-resolution features between the like-phase regions do not print.

The resulting pattern is shown in Fig. 16B, where the exposure shows features having much straighter sides and covering much greater area than those of Fig. 15B. In the simulation plot of Fig. 16B, the dark outlines, such as line 211, illustrate the final contour of the exposed region. Thus, a technique for improving the images which result from use of phase shift areas involves
5 adjusting a phase shift area having a particular phase into a first phase shift area and a second phase shift area having the same particular phase and adding a sub-resolution feature in between.

Figs. 17A and 17B illustrate the use of sub-resolution features within the phase shift regions according to another technique of the present invention. In Fig. 17A, an opaque field
250 is shown with a first phase shift region 251 and a second phase shift region 252 having an
10 opposite phase. Sub-resolution assist features 253 and 254 are formed within the phase shift region 251. Sub-resolution assist features 255 and 256 are formed within the phase shift region 252. As can be seen, the phase shift regions 251 and 252 have respective perimeters. The sub-resolution features 253, 254, 255, 256 are inside of the phase shift regions and do not contact the perimeters in this example.

Fig. 17B shows simulation of the exposure patterns resulting from the phase shift mask
15 of Fig. 17A. In the top, images 260 and 261 are shown which correspond to the use of the phase shift mask of Fig. 17A. Images 262 and 263 correspond to the use of the phase shift mask of Fig. 17A without the sub-resolution assist features 253-256. As can be seen, with the sub-resolution assist features 253-256, the lines are much straighter and the exposure patterns are
20 much more uniform. According to one technique, the sub-resolution features are placed within the phase shift regions by first simulating the exposure patterns without the sub-resolution assist features. Hot spots, such as hot spot 264 in the simulation image 263 or other anomalies, are identified. Sub-resolution features are then placed over the anomalies. Thus, sub-resolution feature 255 corresponds to the hot spot 264.

25 The techniques for improving phase shift masking for complex layouts outlined above are combined into a process for producing phase shift layout data and manufacturing phase shift masks for complex layouts, as shown in Fig. 18. The process is also extended to the manufacturing of integrated circuits with improved structures. Thus, according to the present invention, the manufacturing process involves reading a layout file which defines a complex
30 layer of an integrated circuit (step 300). For example, in one embodiment the layer comprises polysilicon or another conductive material used as transition gates and interconnect structures. Next, features to be left unexposed by the mask are identified which have a dimension less than

a first particular value (step 301). Then, features to be exposed and having a dimension less the second particular value are identified (step 302). The first and second particular values may be the same value or different, as suits the particular implementation.

Next, the process involves laying out phase shift regions for the identified features

5 according to a design rule (step 303). One example design rule involves laying out phase shift regions having a zero degree phase (or 180 degree phase) to the upper left, and a phase shift regions having the opposite phase, such as 180 degree phase (or zero degree phase) to lower right. This simple phase shift layout rule results in phase conflicts, where adjacent phase shift regions have the same phase so phase transitions do not occur. Any other phase assignment
10 technique can be used. The phase conflicts are identified in a next step (step 304). Adjustments are applied to the phase shift regions based on identified phase conflicts (step 305). For example, the corner cutting technique described with respect to Figs. 7-11 is applied. In a next step, the exposure pattern is simulated and assist features are added to the phase shift regions based on the simulation (step 306). Rather than using simulation for placement of sub-
15 resolution assist features, the locations of the subresolution features can be determined based on design rules. For example, one design rule is to place a 0.1 μm square assist feature, 0.2 μm away from the edge of the phase shift region. Thus, phase shift regions may be adjusted using sub-resolution assist features within the perimeter of the phase shift region, or by dividing the phase shift region as described with reference to Figs. 16A and 17A.

20 In a next step, other optical proximity correction techniques are applied and the phase shift mask layout is completed (step 307). A complementary mask is then laid out, including the corner cut-outs as necessary for intersecting line segments and the like (step 308).

With the completed phase shift and complementary mask layouts, the masks are printed using techniques known in the art (step 309). See, United States Patent Nos. 6,096,458;
25 6,057,063; 5,246,800; 5,472,814; and 5,702,847, which provide background material for phase shift mask manufacturing. Finally, integrated circuits are manufactured using the resulting phase shift masks (step 310).

Overall, the embodiments described provide a solution for applying phase shift masks extensively in integrated circuit layouts. This provides for shrinking entire layouts or significant
30 portions of layouts. The process involves first identifying features using a computer program to define any features that have a dimension which is smaller than a specified minimum dimension. Also, the process is applied to identify spaces between features which are smaller than a

minimum dimension. The minimum dimension for spacing may be different than the minimum dimension for structures. After detection of features smaller than a minimum dimension, phase shift regions are assigned. Non-printing phase shift regions can be used for providing greater contrast in narrow isolated spaces. Inside corner extensions to block phase conflicts are added where necessary. Complementary trim masks are generated using established techniques. Finally, optical proximity correction modeling is used to optimize the shapes being implemented.

Embodiments of the invention also provides techniques for applying phase shifting to specific shapes, such as "T" shapes, "Y" shapes, "U" shapes and "double T" shapes.

Optical proximity correction can be applied to the resulting phase shifted layouts. Serifs can be added to corners, line sizes can be adjusted, hammer heads can be added, phase shift areas can be sized, and assist opaque bars may be added to phase shift areas, using optical proximity correction modeling techniques.

The foregoing description of various embodiments of the invention have been presented for purposes of illustration and description. The description is not intended to limit the invention to the precise forms disclosed. Many modifications and equivalent arrangements will be apparent to people skilled in the art.

CLAIMS

What is claimed is:

- 1 1. A method, comprising:
2 laying out phase shift regions to produce a phase shift mask having phase shift areas to
3 define features having a dimension less than a particular feature size; and
4 applying an adjustment to one or more of the phase shift regions in the phase shift mask
5 to correct for the phase conflicts due to proximity of phase shift regions having the same phase.
- 1 2. The method of claim 1, including identifying the features in a pattern having a
2 dimension less than a particular feature size.
- 1 3. The method of claim 2, including identifying features includes reading a layout
2 file which identifies features of the pattern, and processing the layout file.
- 1 4. The method of claim 1, wherein said adjustment to the shape comprises dividing
2 a phase shift region having a first phase into a first phase shift region having the first phase and a
3 second phase shift region having a second phase, and adding an opaque feature to the phase shift
4 mask separating the first and second phase shift regions; and including
5 laying out a complementary mask including an opaque feature preventing exposure of
6 the features to be exposed using the first and second phase shift regions in the phase shift mask,
7 the opaque feature including a cut-out over the opaque feature separating the first and second
8 phase shift regions to expose any feature resulting from the phase transition between the first
9 and second phase shift regions.
- 1 5. The method of claim 1, wherein the pattern includes one or more features having
2 a feature size equal to a critical dimension, and wherein said critical dimension is smaller than
3 said particular feature size.
- 1 6. The method of claim 1, wherein said phase shift mask includes an opaque field,
2 and said phase shift regions include a plurality of transparent regions having a first phase within

3 said opaque field, and a plurality of complementary transparent regions having a second phase
4 approximately 180 degrees out of phase with respect to the first phase, within said opaque field.

1 7. The method of claim 1, including adding sub-resolution features inside one or
2 more phase shift regions in the phase shift mask.

1 8. The method of claim 1, including dividing a phase shift region having a first
2 phase into first and second phase shift regions having the first phase and adding a sub-resolution
3 feature between the first and second phase shift regions.

1 9. The method of claim 1, including adding sub-resolution features inside a
2 particular phase shift region in the phase shift mask, where the particular phase shift region has a
3 perimeter and the sub-resolution feature is inside and does not contact said perimeter.

1 10. The method of claim 1, including adding sub-resolution features to the phase shift
2 mask.

1 11. The method of claim 1, wherein said pattern includes exposed regions and
2 unexposed regions, and wherein said features having less than the particular feature size include
3 unexposed regions between exposed regions, and including laying out phase shift regions in the
4 phase shift mask to assist definition of edges of said unexposed regions between exposed
5 regions.

1 12. The method of claim 1, including laying out a complementary mask comprising
2 opaque regions and transparent regions defining features having dimensions greater than the
3 particular feature size.

1 13. The method of claim 11, wherein said complementary mask comprises a binary
2 mask.

1 14. The method of claim 11, including producing a machine readable layout file
2 defining the layout of the phase shift mask and of the complementary mask.

1 15. The method of claim 11, including producing the phase shift mask and the
2 complementary mask.

1 16. The method of claim 14, including producing an integrated circuit using the
2 phase shift mask and the complementary mask.

1 17. A method, comprising:
2 processing a pattern for a photolithographic mask that defines a layer, wherein said
3 pattern defines exposed regions and unexposed regions in the layer;
4 identifying exposed regions in the pattern having a dimension less than a first feature
5 size;
6 identifying unexposed regions in the pattern having a dimension less than a second
7 feature size;
8 laying out phase shift regions in an opaque field using a layout rule for the identified
9 exposed regions to produce a phase shift mask having phase shift areas with respective shapes,
10 including regions in the phase shift mask which result in phase conflicts using the layout rule;
11 applying an adjustment to the shape of one or more of the phase shift regions in the
12 phase shift mask to correct for the phase conflicts; and
13 laying out phase shift regions in the phase shift mask for the identified unexposed
14 regions to assist definition of edges of said unexposed regions between exposed regions.

1 18. The method of claim 17, said identifying exposed regions includes reading a
2 layout file which identifies dimensions of the exposed regions in the pattern, and processing the
3 layout file.

1 19. The method of claim 17, wherein said adjustment to the shape comprises dividing
2 a phase shift region having a first phase into a first phase shift region having the first phase and a
3 second phase shift region having a second phase, and adding an opaque feature to the mask
4 separating the first and second phase shift regions; and including
5 laying out a complementary mask including an opaque feature preventing exposure of
6 the features to be exposed using the first and second phase shift regions in the phase shift mask,

7 the opaque feature including a cut-out over the opaque feature separating the first and second
8 phase shift regions to expose any feature resulting from the phase difference in the one excepted
9 corner between the first and second phase shift regions.

1 20. The method of claim 17, wherein the pattern includes one or more exposed
2 regions having a feature size equal to a critical dimension, and wherein said critical dimension is
3 smaller than said first feature size.

1 21. The method of claim 17, wherein said phase shift mask includes an opaque field,
2 a plurality of transparent regions having a first phase within said opaque field, and a plurality of
3 complementary transparent regions having a second phase approximately 180 degrees out of
4 phase with respect to the first phase, within said opaque field.

1 22. The method of claim 17, including adding sub-resolution features inside one or
2 more phase shift regions in the phase shift mask.

1 23. The method of claim 17, including dividing a phase shift region having a first
2 phase into first and second phase shift regions having the first phase and adding a sub-resolution
3 feature between the first and second phase shift regions.

1 24. The method of claim 17, including adding sub-resolution features inside a
2 particular phase shift region in the phase shift mask, where the particular phase shift region has a
3 perimeter and the sub-resolution feature is inside and does not contact said perimeter.

1 25. The method of claim 17, including adding sub-resolution features to the phase
2 shift mask.

1 26. The method of claim 17, including laying out a complementary mask comprising
2 opaque regions and transparent regions defining features having dimensions greater than the
3 particular feature size.

1 27. The method of claim 26, wherein said complementary mask comprises a binary
2 mask.

1 28. The method of claim 17, wherein the first and second feature sizes are equal.

1 29. The method of claim 17, wherein the first and second feature sizes are not equal.

1 30. The method of claim 26, including producing a machine readable layout file
2 defining the layout of the phase shift mask and of the complementary mask.

1 31. The method of claim 26, including producing the phase shift mask and the
2 complementary mask.

1 32. The method of claim 31, including producing an integrated circuit using the
2 phase shift mask and the complementary mask.

1 33. A method, comprising:
2 identifying features of a pattern for a layer to be formed using a photolithographic mask,
3 the pattern consisting of an intersection of an odd number of line segments, the intersection
4 defining a plurality of corners; and

5 laying out phase shift regions for the identified features to produce a phase shift mask,
6 the phase shift mask having phase shift regions extending adjacent to the line segments and
7 around the corners in all of the plurality of corners except one, and in the one corner including a
8 first phase shift region having the first phase extending adjacent the line segment on one side of
9 said one corner, a second phase shift region having a second phase extending adjacent the line
10 segment on the other side of said one corner; and

11 laying out a complementary mask including an opaque feature preventing exposure of
12 the intersecting line segments to be exposed using the phase shift mask, the opaque feature
13 including a cut-out in the one excepted corner to expose any feature resulting from the phase
14 difference in the one excepted corner between the first phase shift region and the second phase
15 shift region.

1 34. The method of claim 33, including an opaque feature in the one corner between
2 the first and second phase shift regions.

1 35. The method of claim 33, said step of identifying features includes reading a
2 layout file which identifies features of the pattern, and processing the layout file.

1 36. The method of claim 33, wherein said phase shift mask includes an opaque field,
2 and said phase shift regions include a plurality of transparent regions having said first phase
3 within said opaque field, and a plurality of complementary transparent regions having said
4 second phase within said opaque field.

1 37. The method of claim 33, wherein said first phase is 180 degrees out of phase with
2 respect to said second phase.

1 38. The method of claim 33, including laying out a complementary mask comprising
2 opaque regions and transparent regions defining features having dimensions greater than the
3 particular feature size.

1 39. The method of claim 33, including adding sub-resolution features inside one or
2 more phase shift regions in the phase shift.

1 40. The method of claim 33, including dividing a phase shift region having a first
2 phase into first and second phase shift regions having the first phase and adding a sub-resolution
3 feature between the first and second phase shift regions.

1 41. The method of claim 33, including adding sub-resolution features inside a
2 particular phase shift region in the phase shift mask, where the particular phase shift region has a
3 perimeter and the sub-resolution feature is inside and does not contact said perimeter.

1 42. The method of claim 33, including adding sub-resolution features to the phase
2 shift mask.

1 43. The method of claim 33, including identifying the one excepted corner according
2 to a design rule.

1 44. The method of claim 43, wherein the intersection is near an active region on the
2 integrated circuit, and one excepted corner is selected so that it is farther from the active region
3 than the other corners in the plurality of corners.

1 45. The method of claim 33, wherein the plurality of corners define respective angles
2 of less than 180 degrees, and the one excepted corner defines the largest angle of the respective
3 angles.

1 46. The method of claim 33, wherein said complementary mask comprises a binary
2 mask.

1 47. The method of claim 33, including producing a machine readable layout file
2 defining the layout of the phase shift mask and of the complementary mask.

1 48. The method of claim 33, including producing the phase shift mask and the
2 complementary mask.

1 49. The method of claim 48, including producing an integrated circuit using the
2 phase shift mask and the complementary mask.

1 50. A method, comprising:
2 identifying features having a dimension less than a particular feature size in a pattern for
3 a layer to be formed using a photolithographic mask;
4 laying out phase shift regions to produce a phase shift mask having phase shift regions
5 for use in defining the features;
6 simulating exposure characteristics of the phase shift mask to identify locations of
7 anomalous exposure features in the phase shift regions; and
8 adding sub-resolution features within one or more of the phase shift regions in the phase
9 shift mask in the locations of the anomalous exposure features.

1 51. The method of claim 50, said step of identifying features includes reading a
2 layout file which identifies features of the pattern, and processing the layout file.

1 52. The method of claim 50, wherein said phase shift mask includes an opaque field,
2 and said phase shift regions include a plurality of transparent regions having said first phase
3 within said opaque field, and a plurality of complementary transparent regions having said
4 second phase within said opaque field.

1 53. The method of claim 50, wherein the pattern includes one or more exposed
2 regions having a feature size equal to a critical dimension, and wherein said critical dimension is
3 smaller than said particular feature size.

1 54. The method of claim 50, wherein adding sub-resolution features within one or
2 more of the phase shift regions includes dividing a phase shift region having a first phase into
3 first and second phase shift regions having the first phase and adding a sub-resolution feature
4 between the first and second phase shift regions.

1 55. The method of claim 50, wherein adding sub-resolution features within one or
2 more of the phase shift regions includes adding sub-resolution features inside a particular phase
3 shift region in the phase shift mask, where the particular phase shift region has a perimeter and
4 the sub-resolution feature is inside and does not contact said perimeter.

1 56. The method of claim 50, including laying out a complementary mask comprising
2 opaque regions and transparent regions defining features having dimensions greater than the
3 particular feature size.

1 57. The method of claim 56, wherein said complementary mask comprises a binary
2 mask.

1 58. The method of claim 56, including producing a machine readable layout file
2 defining the layout of the phase shift mask and of the complementary mask.

1 59. The method of claim 56, including producing the phase shift mask and the
2 complementary mask.

1 60. The method of claim 59, including producing an integrated circuit using the
2 phase shift mask and the complementary mask.

1 61. A method, comprising:
2 identifying features in a pattern for a layer to be formed using a photolithographic mask,
3 the pattern having a dimension less than a particular feature size; and
4 laying out phase shift regions to produce a phase shift mask having phase shift regions;
5 and
6 adding sub-resolution features within one or more of the phase shift regions in the phase
7 shift mask in locations determined according to a design rule.

1 62. The method of claim 61, said step of identifying features includes reading a
2 layout file which identifies features of the pattern, and processing the layout file.

1 63. The method of claim 61, wherein said phase shift mask includes an opaque field,
2 and said phase shift regions include a plurality of transparent regions having said first phase
3 within said opaque field, and a plurality of complementary transparent regions having said
4 second phase within said opaque field.

1 64. The method of claim 61, wherein the pattern includes one or more exposed
2 regions having a feature size equal to a critical dimension, and wherein said critical dimension is
3 smaller than said particular feature size.

1 65. The method of claim 61, wherein adding sub-resolution features within one or
2 more of the phase shift regions includes dividing a phase shift region having a first phase into
3 first and second phase shift regions having the first phase and adding a sub-resolution feature
4 between the first and second phase shift regions.

1 66. The method of claim 61, wherein adding sub-resolution features within one or
2 more of the phase shift regions includes adding sub-resolution features inside a particular phase
3 shift region in the phase shift mask, where the particular phase shift region has a perimeter and
4 the sub-resolution feature is inside and does not contact said perimeter.

1 67. The method of claim 61, including laying out a complementary mask comprising
2 opaque regions and transparent regions defining features having dimensions greater than the
3 particular feature size.

1 68. The method of claim 67, wherein said complementary mask comprises a binary
2 mask.

1 69. The method of claim 67, including producing a machine readable layout file
2 defining the layout of the phase shift mask and of the complementary mask.

1 70. The method of claim 67, including producing the phase shift mask and the
2 complementary mask.

1 71. The method of claim 69, including producing an integrated circuit using the
2 phase shift mask and the complementary mask.

FIG. 1
PRIOR ART






FIG. 2
PRIOR ART

FIG. 3
PRIOR ART



Main issues:
Isolated lines
Isolated spaces

The CD issues can
be addressed using
OPC but the process
latitude will still be
too low

3/10

FIG. 4






FIG. 5

FIG. 6






FIG. 7




FIG. 8




FIG. 9

6/10




FIG. 10




FIG. 11

7/10




FIG. 12




FIG. 13

8/10




FIG. 14

Layout




FIG. 15A

Simulation




FIG. 15B




FIG. 16A




FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18

ernational Application No
PCT/US 00/42284

ernational Application No
PCT/US 00/42284

IPC 7 G03F1/00 G03F1/14

According to International Patent Classification (IPC) or to both national classification and IPC

Minimum documentation searched (classification system followed by classification symbols)
 IDC 7 0005

IPC 7 G03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data, INSPEC, IBM-TDB

| Category ° | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------|
| X | EP 0 653 679 A (FUJITSU LTD) 17 May 1995 (1995-05-17) page 20, column 21; figures 7,8,60-62 --- | 1-3,5,6, 8,10-18, 20,21, 23,25-32 |
| X | EP 0 464 492 A (MATSUSHITA ELECTRONICS CORP) 8 January 1992 (1992-01-08) | 1,7, 9-11,17, 22-25 |
| Y | the whole document | 7,9,24, 25 |
| Y | figure 21 --- | 50-71 |
| Y | US 5 496 666 A (CHU RON-FU ET AL) 5 March 1996 (1996-03-05) the whole document --- | 7,9,24, 25,50-71 |
| | --- -/-- | |

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

'A' document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the International filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

*O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

*& document member of the same patent family

Date of the actual completion of the international search

9 November 2001

Date of mailing of the international search report

22/11/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Haenisch, U

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 00/42284

| C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT | | |
|------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|
| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
| A | US 5 636 131 A (LIEBMANN LARS W ET AL) 3 June 1997 (1997-06-03) the whole document | 12-16, 26, 27, 31, 32 |
| A | ----- PATENT ABSTRACTS OF JAPAN vol. 011, no. 261 (P-609), 25 August 1987 (1987-08-25) & JP 62 067547 A (HITACHI LTD), 27 March 1987 (1987-03-27) abstract | |
| A | ----- DE 195 45 163 A (HYUNDAI ELECTRONICS IND) 5 June 1996 (1996-06-05) ----- | |

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/42284

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|-------------------------------------------|---|---------------------|----------------------------|---------------------|
| EP 0653679 | A | 17-05-1995 | EP 0653679 A2 | 17-05-1995 |
| | | | DE 69028871 D1 | 21-11-1996 |
| | | | EP 0395425 A2 | 31-10-1990 |
| | | | JP 2862183 B2 | 24-02-1999 |
| | | | JP 3267940 A | 28-11-1991 |
| | | | JP 3007846 B2 | 07-02-2000 |
| | | | JP 9101616 A | 15-04-1997 |
| | | | JP 11249282 A | 17-09-1999 |
| | | | KR 9405282 B1 | 15-06-1994 |
| | | | US 5489509 A | 06-02-1996 |
| | | | US 5674646 A | 07-10-1997 |
| | | | US 5624791 A | 29-04-1997 |
| | | | US 5786115 A | 28-07-1998 |
| EP 0464492 | A | 08-01-1992 | DE 69131497 D1 | 09-09-1999 |
| | | | DE 69131497 T2 | 30-03-2000 |
| | | | EP 0464492 A1 | 08-01-1992 |
| | | | JP 4218046 A | 07-08-1992 |
| | | | KR 9502871 B1 | 27-03-1995 |
| | | | US 5605775 A | 25-02-1997 |
| | | | US 5578402 A | 26-11-1996 |
| | | | US 5629113 A | 13-05-1997 |
| US 5496666 | A | 05-03-1996 | SG 38883 A1 | 17-04-1997 |
| US 5636131 | A | 03-06-1997 | US 5537648 A | 16-07-1996 |
| JP 62067547 | A | 27-03-1987 | JP 1956155 C | 28-07-1995 |
| | | | JP 6090505 B | 14-11-1994 |
| DE 19545163 | A | 05-06-1996 | KR 158904 B1 | 01-02-1999 |
| | | | DE 19545163 A1 | 05-06-1996 |
| | | | GB 2295694 A , B | 05-06-1996 |
| | | | US 5897975 A | 27-04-1999 |

THIS PAGE BLANK (USPTO)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☒ SKEWED/SLANTED IMAGES
- ☒ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☒ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)